Add simulation, make address lines combinatorial

Add simulation, make address lines combinatorial

Adding a clocked memory unit exposed a timing issue in the previous
implementation of the memory ports. When the core used synchronous
address lines, it seemed to end up interpreting a loaded value from an
LW as an instruction word.