Add README and an example verilog file

[minecraft-eda] / README.md

# Minecraft Logic Synthesis Project

I had the terrible idea of synthesizing Verilog to redstone with yosys and nextpnr.
Let's figure out how to do that!