Add README and an example verilog file
-rw-r--r-- 154 README.md
drwxr-xr-x - example